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Abstract
Reversible single-target gates are a generalization of Toffoli gates which are a helpful
formal representation for the description of synthesis algorithms but are too general for an
actual implementation based on some technology. There is an exponential lower bound on
the number of Toffoli gates required to implement any reversible function, however, there
is also a linear upper bound on the number of single-target gates which can be proven
using a constructive proof based on a former presented synthesis algorithm. Since single-
target gates can be mapped to a cascade of Toffoli gates, this synthesis algorithm provides an
interesting framework for reversible circuit complexity. The paper motivates this framework
and illustrates first possible applications based on it.
1 Introduction
In this paper we concern ourselves with a special class of Boolean multiple-output functions
called reversible functions which are those functions f : IBn → IBm that are bijective, i.e. there
exists a 1-to-1 mapping from the inputs to the outputs. Clearly, if f is reversible, then n = m.
Boolean multiple-output functions that are not reversible are called irreversible. Reversible
functions can be implemented in terms of reversible circuits. Reversible functions and circuits
play an important role in quantum computation [3] and low-power computing [4].
A lot of research has been investigating the complexity of Boolean functions and Boolean
circuits in the past [12, 11], however, no thorough considerations have been made for reversible
functions and circuits so far. Recently the complexity of synthesis [2] and equivalence checking [7]
have individually been investigated. Based on two bounds for the number of gates in reversible
circuits, in this paper we propose a general framework that is helpful for the analysis of reversible
circuit complexity. The first bound is a linear upper bound with respect to single-target gates [6],
the second one is an exponential lower bound with respect to Toffoli gates [8]. Single-target
gates are convenient to be used as a model for analysis of reversible functions as well as for
the description of synthesis algorithms [6, 1], whereas Toffoli gates have been used in practical
implementations [5]. Single-target gates can be mapped to a cascade of Toffoli gates using
exclusive sum-of-products (ESOP) mapping.
The paper is structured as follows. We first review ESOP mapping and reversible circuits.
Afterwards, we prove the two bounds that are discussed above. Section 5 describes the framework
for complexity analysis and Sect. 6 illustrates an application based on the framework for a better
than optimal embedding strategy. The paper concludes in Sect. 7.
2 Notation and Definitions
2.1 Boolean Functions
Let IB
def
= {0, 1} denote the Boolean values. Then we refer to Bn,m
def
= {f | f : IBn → IBm} as
the set of all Boolean multiple-output functions with n inputs and m outputs. There are 2m2
n
such Boolean functions. We write Bn
def
= Bn,1 and assume that each f ∈ Bn is represented
by a propositional formula over the variables x1, . . . , xn. Furthermore, we assume that each
function f ∈ Bn,m is represented as a tuple f = (f1, . . . , fm) where fi ∈ Bn for each i ∈
{1, . . . ,m} and hence f(~x) = (f1(~x), . . . , fm(~x)) for each ~x ∈ IB
n.
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Figure 1: Reversible gates
2.2 Exclusive Sum of Products
Exclusive sum-of-products (ESOPs, [9]) are two-level descriptions for Boolean functions in which
a function is composed of k product terms that are combined using the exclusive-OR (EXOR, ⊕)
operation. A product term is the conjunction of li literals where a literal is either a propositional
variable x1 = x or its negation x0 = x¯. ESOPs are the most general form of two-level AND-
EXOR expressions:
f =
k⊕
i=1
x
pi1
i1
∧ · · · ∧ x
pi
li
ili
(1)
Several restricted subclasses have been considered in the past, e.g. positive polarity Reed-Muller
expressions (PPRM [9]), in which all literals are positive. There are further subclasses and
most of them can be defined based on applying the following decomposition rules. An arbitrary
Boolean function f(x1, x2, . . . , xn) can be expanded as
f = x¯ifx¯i ⊕ xifxi (Shannon)
f = fx¯i ⊕ xi(fx¯i ⊕ fxi) (positive Davio)
f = fxi ⊕ x¯i(fx¯i ⊕ fxi) (negative Davio)
with co-factors fx¯i = f(x1, . . . , xi−1, 0, xi+1, . . . , xn) and fxi = f(x1, . . . , xi−1, 1, xi+1, . . . , xn).
2.3 Reversible Circuits
Reversible functions can be realized by reversible circuits that consist of at least n lines and
are constructed as cascades of reversible gates that belong to a certain gate library. The most
common gate library consists of Toffoli gates or single-target gates.
Definition 1 (Reversible single-target gate). Given a set of variables X = {x1, . . . , xn}, a
reversible single-target gate Tg(C, t) with control lines C = {xi1 , . . . , xik} ⊂ X, a target
line t ∈ X \ C, and a control function g ∈ Bk inverts the variable on the target line, if and
only if g(xi1 , . . . , xik) evaluates to true. All other variables remain unchanged. If the definition
of g is obvious from the context, it can be omitted from the notation Tg.
Definition 2 (Toffoli gate). Mixed-polarity multiple-control Toffoli (MPMCT) gates are a sub-
set of the single-target gates in which the control function g can be represented with one product
term or g =
j∧
k=i
x
p
i = 1. Multiple-control Toffoli gates (MCT) in turn are a subset from MPMCT
gates in which the product terms can only consist of positive literals.
Using synthesis algorithms it can easily been shown that any reversible function f ∈ Bn,n can be
realized by a reversible circuit with n lines when using MCT gates. That is, it is not necessary
to add any temporary lines (ancilla) to realize the circuit. This can be the case if the MCT (or
MPMCT) gates are restricted to a given size, e.g. three bits. Note that each single-target gate
can be expressed in terms of a cascade of MPMCT or MCT gates, which can be obtained from
an ESOP or PPRM expression [9], respectively. For drawing circuits, we follow the established
conventions of using the symbol ⊕ to denote the target line, solid black circles to indicate positive
controls and white circles to indicate negated controls.
Example 1. Figure 1a shows a Toffoli gate with n positive controls, Fig. 1b shows a Toffoli
gate with mixed polarity control lines, and Fig. 1c shows the diagrammatic representation of a
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Figure 2: Reversible circuit
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Figure 3: Synthesis based on Young subgroups
single-target gate based on Feynman’s notation. Fig. 2 shows different Toffoli gates in a cascade
forming a reversible circuit. The annotated values demonstrate the computation of the gate for
a given input assignment.
3 Upper bound for Single-Target Gate Circuits
Theorem 1. Let f ∈ Bn,n be reversible and x a variable in f . Then, f can be decomposed
as f = g2 ◦ f
′ ◦ g1 into three functions g1, f
′, g2 ∈ Bn,n such that f
′ is a reversible function that
does not change x, and g1 and g2 can each be realized as a single-target gate that acts on x.
Proof. Reversible functions of n variables are isomorphic to the symmetric group S2n . Conse-
quently, f corresponds to an element a ∈ S2n . The element a can be decomposed as a = h2vh1,
where both h1 and h2 are members of the Young subgroup S
2
2n−1 and v is a member of S
2n−1
2 [10].
From h1, h2, and v one can derive g1, g2, and f
′ [6].
Corollary 1. Each reversible function f ∈ Bn,n can be implemented as a reversible circuit with
at most 2n− 1 single-target gates.
Proof. When applying Theorem 1 to all variables in an iterative manner, f ′ will be the identity
function after at most n steps and at most 2n gates have been collected. Since f ′ is the identity
function in the last step, the last two gates can be combined into one single-target gate.
A truth table based algorithm that makes use of the results of Theorem 1 and Corollary 1 has
been presented in [6]. Since the variables are selected in a decreasing order, the target lines of
the resulting single-target gates are aligned on a V-shape (cf. Fig. 3).
4 Lower Bound for Toffoli Gate Circuits
Reversible circuits with n inputs that consist of only one MCT gate can represent n · 2n−1
reversible functions. There are n possible positions to fix the target line and then n−1 positions
remain to either put or not put a control line. If one has two Toffoli gates one can represent at
most (n · 2n−1)(n · 2n−1) functions. The actual number is smaller, since for some circuits the
order of gates does not matter or both gates are equal which corresponds to the empty circuit.
In general, one can represent at most (n · 2n−1)k reversible functions with a circuit that consists
of k Toffoli gates. Since there are 2n! reversible functions one can derive that there is at least
one function that requires ⌈
log(2n!)
log(n2n−1)
⌉
(2)
gates.
Theorem 2. There exist a reversible function which smallest circuit realization requires an
exponential number of Toffoli gates.
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Figure 4: Reversible circuit complexity
Proof. We show that there exist a constant c such that
⌈
log(2n!)
log(n2n−1)
⌉
≥ c · 2n. We have
⌈
log(2n!)
log(n2n−1)
⌉
≥
log(2n!)
log(n2n−1)
=
log2(2
n!)
log2(n2
n−1)
≥ c · 2n
which can be rewritten to
log2(2
n!) ≥ c · 2n log2(n2
n−1) = c · 2n (log2 n+ (n− 1)) .
Since (log2 n+ (n− 1)) < 2n we are left to prove that log2(2
n!) ≥ c0 · 2
nn for some constant c0,
which we do using induction on n. From the base case we obtain c0 =
1
2 . Assume for some n
we have log2(2
n!) ≥ 12 · 2
nn, then in the induction step we get
log2(2
n+1!) =
2n+1∑
k=1
log2 k =
2n∑
k=1
log2 k +
2n∑
k=1
log2(k + 2
n) = log2(2
n!) +
2n∑
k=1
log2(k + 2
n). (3)
We will now derive a lower bound for the second term in the last expression of (3). We have
2n∑
k=1
(log2(k + 2
n)− log2 k) =
2n∑
k=1
log2
k + 2n
k
=
2n∑
k=1
log2
(
1 +
2n
k
)
≥
2n∑
k=1
1 = 2n
from which we derive
2n∑
k=1
log2(k + 2
n) ≥
2n∑
k=1
log2 k + 2
n = log2(2
n!) + 2n.
Plugging this into (3) we get
log2(2
n+1!) ≥ log2(2
n!) + log2(2
n!) + 2n ≥ 2 ·
(
1
2
· 2nn
)
+ 2n =
1
2
· 2n+1(n+ 1).
The proof for Theorem 2 in [8] uses mEXOR gates as underlying gate library, which generalize
MCT gates to have more than one target line. The proof can be carried out analogously for
MPMCT gates.
5 Framework for Circuit Complexity Analysis
Both bounds that have been presented in the previous section are used to motivate a framework
for reversible circuit complexity analysis that is illustrated in Fig. 4. If only considering single-
target gates, one knows that at most linear many gates are required. When being restricted
to Toffoli gates, there are functions that need at least an exponential number of gates. Since
single-target gates can be translated to cascades of Toffoli gates, there must be control functions
which require exponential many product terms when being decomposed into ESOP expressions.
However, when restricting the ESOP mapping interesting cases arise. Let us first consider
that we only allow single-target target gates which control function can be mapped to ESOP
expressions that have a constant number of product terms, e.g. 1 or 2. Then the resulting Toffoli
circuits are of linear size. The most interesting and important question is how to determine
which class of reversible functions can be represented using these circuits when applying this
restriction. We experienced this to be a difficult research problem in our investigations on this
topic. The same idea can be extended to other cases. If e.g. we allow those single-target gates
which control functions can be mapped to linear size ESOP expressions, one obtains Toffoli
circuits of quadratic size.
6 Application: “Better than Optimal” Embedding
In this section we consider half of the V-shaped circuit that has been considered in the previous
section. That is, we consider reversible circuits with n variables and n single-target gates that
have their target lines in subsequent order from the top line to the bottom line. Also, no two
single-target gates have the target line in common. It can easily be seen that at most
(
22
n−1
)n
different reversible functions can be realized with such circuits.
We will now show that in fact exactly
(
22
n−1
)n
different functions can be realized, which
implies that these circuits are a canonical representation for this subset of reversible functions.
Lemma 1. Reversible circuits with k ≥ n lines that have n single-target gates with pairwise
different target lines in increasing order on lines 1 to n can realize exactly
(
22
k−1
)n
reversible
functions.
Proof. We prove this using induction on n. The base case is simple since each single-target gate
realizes a different function and since the target line is fixed on the first line, there are 22
k−1
possibilities to choose the control function. Assuming the claim holds for all circuits with up to
n gates, we consider a circuit that has n + 1 gates. The subcircuit C′ consisting of the first n
gates realizes
(
22
k−1
)n
functions due to the induction hypothesis. Since the (n+ 1)th gate has
its target line on a line that has not been used as target line in C′ and since there are no two
gates that realize the same function, the statement follows.
Corollary 2. Reversible circuits with n lines that have n single-target gates with their targets
being on increasing lines (from the top to the bottom) can realize exactly
(
22
n−1
)n
reversible
functions.
There are also
(
22
n−1
)n
Boolean multiple-output functions in Bn−1,n. When realizing these
functions as reversible circuits one needs to embed them first into reversible functions, which
will have up to 2n − 1 variables. The additional variables are required to ensure that the
function is bijective. However, since there is a 1-to-1 correspondence between the number of
half V-shaped circuits on n lines and the number of functions in Bn−1,n, a “better than optimal”
embedding is possible because in the conventional case there are functions that require at least
2n − 1 lines (e.g. the constant functions). One only needs to define a mapping function from
the multiple-output function to the reversible one as well as an interpretation function for the
computed outputs. Based on Lemma 1 this embedding technique can be extended to functions
in Bk−1,n with k ≥ n.
7 Conclusions
We have motivated a framework for the analysis of complexity of reversible circuits based on
two bounds. As one first application of this framework we have presented an idea for a better
than optimal embedding. The research in this area is still in its infancy so far, however, the
discussions started in this paper provide a starting point to tackle the open problems. One
direction for future work is to find a way to derive function classes from a subset of reversible
circuits. It is also open whether these will be function classes known from the literature or
whether new ones for the special case of reversible functions need to be defined.
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